- Static timing analysis and timing closure (TOP and block).
- Propose technical solution to enhance the design from RTL to GDS to achieve timing closure.
- Collaborate with FE/BE teams to finish chip design within definited schedule.