Portfolio Jobs

Search below for open positions across OurCrowd’s portfolio companies by startup or position.

Sr Staff Digital Verification Engineer



This job is no longer accepting applications

See open jobs at Celeno.
Indiranagar, Bengaluru, Karnataka, India
Posted on Monday, February 12, 2024

We are seeking a motivated and self-driven digital verification engineer to lead digital verification activities.


  • B.E./B.Tech. 10+ years or M.S./MTech. 8+ years of digital design and verification experience.

  • Proven track record of leading digital verification starting from developing specification stories and use cases, developing SV-UVM verification flow from scratch, developing RAL models, UVCs, top-level testbench, developing SV-UVM test cases.

  • Hands-on experience in building SV-UVM verification flow from scratch and debugging test cases.

  • In-depth understanding of digital verification methodologies and recent advances.

  • Experience in creating test plans from functional specifications, building test cases, coverage models, and regression set-up.

  • Experience in RTL and GLS simulations and debugging.

  • Knowledge of test coverage, functional coverage, and code coverage.

  • Deep understanding of advanced DV techniques like UVM, OVM, etc.

  • Excellent communication, presentation, and documentation skills.


  • Experience with Cadence verification flow and tools like Vmanager, Xcelium, and Simvision is a great plus.

  • Experience in Analog-mixed signal (AMS) in the Cadence Virtuoso suite is desired.


  • Working closely with the Digital and RF/Analog design leads to understanding the digital design functionality.

  • Propose and develop a detailed test plan based on specification, and use cases.

  • Follow the shift-left approach and start developing test cases in parallel with the design activities.

  • Set SV-UVM verification flow from scratch, including developing RAL, UVCs, top-level testbench, simulation setup, and unit test cases.

  • Create test cases in a methodical fashion with UVM and keep track of the coverage.

  • Work with the PD engineer to run gate-level simulations.

  • Properly document the test cases and regression results and submit them on schedule.

  • Support the design team with bring-up and debug in the lab.

Renesas Electronics Corporation (TSE: 6723) empowers a safer, smarter and more sustainable future where technology helps make our lives easier. A leading global provider of microcontrollers, Renesas combines our expertise in embedded processing, analog, power and connectivity to deliver complete semiconductor solutions. These Winning Combinations accelerate time to market for automotive, industrial, infrastructure and IoT applications, enabling billions of connected, intelligent devices that enhance the way people work and live. Learn more at renesas.com. Follow us on LinkedIn, Facebook, Twitter, YouTube, and Instagram.

Renesas’ mission, To Make Our Lives Easier, is underpinned by our company culture, TAGIE. TAGIE stands for Transparent, Agile, Global, Innovative and Entrepreneurial. Our goal is to embed this unique culture in everything we do to succeed as a company and create trust with our diverse colleagues, customers and stakeholders.

We are committed to creating a diverse culture where everyone is included and feels a sense of belonging. For more information, please read our Diversity & Inclusion Statement.

This job is no longer accepting applications

See open jobs at Celeno.